[1]
Srivastava R., Parsad, Rajender, Dey, Amitava and Gupta V.K. 2007. A-efficient block designs for symmetrie parallel line assays. Utilitas Mathematica . 73, (Jun. 2007).