[1]
Srivastava R., Parsad, Rajender, Dey, Amitava, and Gupta V.K., “A-efficient block designs for symmetrie parallel line assays”, A Canadian journal of applied mathematics, computer science and statistics, vol. 73, Jun. 2007.