A multiplier architecture for user selectable extensions of F2n
Abstract
Let n, k, and K denote positive integers. We describe a unified VLSI architecture for performing multiplications in F2nk, where n is fixed, and k satisfies the requirements 1 ≤ k ≤ K and (n, k) = 1.











